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ABSTRACT 
 
Superharmonic Injection Locked Quadrature LC VCO Using 
Current Recycling Architecture. (December 2010) 
Shriram Kalusalingam, B.E., Anna University 
Chair of Advisory Committee: Dr. Aydin Ilker Karsilayan 
 
Quadrature LO signal is a key element in many of the RF transceivers which tend to 
dominate today’s wireless communication technology. The design of a quadrature LC 
VCO with better phase noise and lower power consumption forms the core of this work. 
This thesis investigates a coupling mechanism to implement a quadrature voltage 
controlled oscillator using indirect injection method. The coupling network in this 
QVCO couples the two LC cores with their super-harmonic and it recycles its bias 
current back into the LC tank such that the power consumed by the coupling network is 
insignificant. This recycled current enables the oscillator to achieve higher amplitude of 
oscillation for the same power consumption compared to conventional design, hence 
assuring better phase noise. Mathematical analysis has been done to study the 
mechanism of quadrature operation and mismatch effects of devices on the quadrature 
phase error of the proposed QVCO. 
 
The proposed quadrature LC VCO is designed in TSMC 0.18 µm technology. It is 
tunable from 2.61 GHz - 2.85 GHz with sensitivity of 240 MHz/V. Its worst case phase 
iv 
 
noise is -120 dBc/Hz at 1 MHz offset. The total layout area is 1.41  and the QVCO 
core totally draws 3 mA current from 1.8 V supply.   
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CHAPTER I 
INTRODUCTION 
 
The rapid growth of modern wireless communication systems has generated increasing 
interest in high performance RF transceivers. Zero-IF and Low-IF architectures, which 
eliminate the need for external filtering, have turned out to be the most promising ones 
delivering high performance with high integration and low cost to meet the stringent 
requirements demanded by modern wireless standards. 
 
To relax the noise requirement from baseband amplifiers and filters, RF front-end should 
be designed with as low noise as possible. This requires mixers with low noise figure 
and high linearity for RF demodulation. In addition, very low phase noise for the local 
oscillator is needed to prevent degradation of signal-to-noise ratio by the blocking 
signals. 
 
Due to modern modulation schemes quadrature down-conversion is essential in Zero-IF 
and Low-IF receivers so that phase information is retained in the received signal. In 
Low-IF receivers, accuracy of quadrature signals and matching of components determine 
the amount of image rejection. Therefore, as one of the key components in high 
performance RF transceivers, fully integrated quadrature voltage controlled oscillator is 
critical to improve the overall performance of the system. Apart from RF transceivers, 
quadrature  VCOs  are  also  found to be useful in clock and data recovery systems where  
____________ 
This thesis follows the style of IEEE Journal of Solid-State Circuits. 
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low jitter performance can be obtained and twice the data rate clock can be locked using 
a quadrature VCO. 
 
A. Goal of the research 
 
Several techniques in coupled LC VCO architectures have been reported in literature for 
generating quadrature signals with better phase noise and quadrature accuracy, but less 
attention has been given to the power consumed by the coupling network. This research 
focuses on generation of quadrature signals at lower power consumption with similar or 
better phase noise compared to other quadrature VCO architectures. The proposed 
QVCO is designed in 0.18 µm CMOS technology with 6 metal layers. The QVCO is 
tunable from 2.61 GHz - 2.85 GHz with the worst case phase noise of -120 dBc/Hz at 1 
MHz offset over the entire tuning range.  
 
B. Thesis guide 
 
A brief description of what is to follow in this thesis is given below. It is divided into 
five different chapters. Chapter II captures some background information on quadrature 
LC oscillator and existing techniques in literature. The core of the thesis is in Chapter III 
which gives a detailed description of the proposed QVCO, and some mathematical 
equations describing the QVCO are shown. Chapter IV deals with the design of the 
proposed QVCO and covers design insights of varactors, inductors and the VCO buffer. 
Post-layout simulation results are covered in Chapter V which is followed by conclusion. 
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CHAPTER II 
BACKGROUND 
 
Generating quadrature signals with low power and low area has always posed a great 
challenge for circuit designers over years. Some of the common techniques used to 
generate quadrature signals are as follows: 
 
1. Polyphase filter or RC - CR network driven by voltage controlled oscillator 
(VCO), 
2. Frequency division method,  
3. Coupled LC oscillators. 
 
 
Fig. 2.1.  RC-CR circuit for quadrature generation. 
 
The first method (shown in Fig. 2.1) always maintains the phase difference between 	 
and 
 as 90°, but the amplitudes of the outputs differ significantly with frequency. The 
amplitudes of 	 and 
 are equal only at their pole frequency of  = 1  . It requires 
R
R
C
C
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a buffer between VCO and filter to avoid loading effect, which increases power 
consumption heavily and degrades the phase noise of the quadrature signals. Variation in 
the absolute value of RC with temperature and process directly influences the value of 
the frequency at which there are quadrature signals with equal amplitude. To provide 
quadrature relationship over high bandwidth, two or more stages of RC-CR filter known 
as poly phase filter can be used. However, they suffer from significant attenuation and 
high (thermal) noise which cannot be ignored. 
 
The frequency division method uses a master-slave flip-flop following a VCO running at 
twice the desired frequency. This method suffers from severe power consumption and 
the maximum achievable frequency is limited. Deviation in the input duty-cycle from 
50% and mismatch in the signal paths would result in quadrature error. Two dividers can 
be employed to minimize the quadrature error but that would require input signal with 
four times the desired frequency. Both of the above discussed methods are open-loop 
architectures in which errors are directly propagated to the output. 
 
As the focus of this research is on coupled LC VCOs, we look at them in more detail. In 
coupled LC oscillators, two symmetric LC VCOs are coupled to achieve quadrature 
outputs with good phase noise performance owing to LC oscillators. There are several 
ways to couple two LC VCOs which can be classified as direct injection and indirect 
injection.  
 
In architectures like parallel coupled quadrature VCO (PQVCO) [1], coupling between 
two VCOs are done by direct injection method as shown in Fig. 2.2. The coupling 
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transistors  −  are placed in parallel with the switching transistors  −   
and considerable amount of power is being used in coupling transistors which serve no 
purpose other than coupling signals from one LC core to the other. Moreover, there is a 
trade-off between quadrature accuracy and phase noise in such architectures. 
 
 
Fig. 2.2.  Parallel coupled quadrature VCO (PQVCO). 
 
Coupling the two LC VCOs by direct injection method pulls the two LC cores to 
oscillate a little away ( ∆) from their self resonant frequency ( ) such that the LC 
tank would contribute some phase shift to cancel the additional phase contributed by 
current injected from one LC core to the other through the coupling devices. As the 
frequency of oscillation is ∆ away from  , there is some phase noise degradation in 
this architecture. Though this degradation can be eliminated by driving the coupling 
devices with additional 90° phase shifters [2], additional power consumption by the 
coupling devices is still a concern. 
I+ I-
Q + Q -
Q + Q -I- I+
I I
Ic Ic
V dd
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Its other variant, the series coupled quadrature VCO (SQVCO) [3] (shown in Fig. 2.3) 
uses the same bias current from the cross coupled pair and is reported to perform well in 
terms of phase noise. However, the coupling devices are five times larger than the 
switching devices, thus loading the oscillator with more parasitics and limiting the 
tuning range.  
 
 
Fig. 2.3.  Series coupled quadrature VCO (SQVCO). 
 
Two LC VCO cores can also be coupled by indirect injection method (as shown in Fig. 
2.4) in which super-harmonics of the fundamental oscillation frequency are used for 
coupling. This type of indirect injection enjoys several advantages (to be discussed later) 
over direction injection method. However, few of such oscillators reported in literature 
either use bulky components like inductors as shown in Fig. 2.4 or employ additional 
oscillator (running at 2 ) between the nodes "# and "#. 
 
 Though ring oscillators are capable of producing quadrature signals, they are not 
considered in RF transceivers because of their notorious phase noise performance. 
V bias V bias
I+ I- Q + Q -
Q + Q - I- I+
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Fig. 2.4.  Quadrature VCO using superharmonic coupling. 
  
2Ib
V s1 V s2
V 1 V 2 V 3 V 4
V dd
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CHAPTER III 
PROPOSED QUADRATURE VOLTAGE CONTROLLED OSCILLATOR 
 
Differential coupling of second harmonic signal (say 2 ) between the common mode 
nodes of two differential oscillators running at their fundamental frequency   enables 
the two oscillators to run in quadrature [3]. 
 
 
Fig. 3.1.  Conventional LC VCO. 
 
In a differential LC oscillator (as shown in Fig. 3.1), even harmonic signals (especially 
second harmonic) are predominantly found in the common mode node $. In a 
conventional single core LC VCO, it can be assumed that the large signal oscillating at 
the gates of the cross coupled differential pair switches them on and off at their zero 
crossings. Observation at the common source node ($) of this cross coupled differential 
 
  V O
+
  V O
-
  V C
   V dd
L L
C C
M 1 M 2
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pair would reveal that the signal present at this node would be a full-wave rectified 
version of the large signal oscillating at their gates. The frequency relationship between 
the large oscillating signal and the full-wave rectified signal would be such that the latter 
would be at twice the frequency of the former. 
 
This common source node ($) serves well for injecting signal at 2  from one LC core 
to the other in the case of coupled oscillators. Such indirect injection (at 2 ) between 
two LC cores is employed in the proposed architecture to achieve quadrature outputs. 
 
 
Fig. 3.2.  Proposed quadrature voltage controlled oscillator. 
 
The QVCO proposed in this work is shown in Fig. 3.2. Complementary cross coupled 
transistor pairs ( −  %&  − ) in each LC core generate negative 
resistance to overcome the losses in the inductor L. Quadrature signals ('(, '*, (, *) 
M b1 M b2 M b3
M 1a M 1b
M 2a M 2b
M 3a M 3b
Ib ias
V dd
V tune
C C
L L
V b V b
I
+
I
-
Q
+
Q
-
v s1 vs2
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are generated to oscillate at  += 1 ,- . by super harmonically (using second 
harmonic) coupling the two LC oscillators with their common mode nodes "# and "# 
as described above. This is achieved by another cross coupled transistor pair / − / 
which pulls the 2  signals in "# and "# out of phase with each other to bring 
'(, '*, ( and * in quadrature.  
 
The coupling devices / − / has all its three terminals connected to the common 
mode nodes of the differential LC oscillator where even harmonic signals 
(predominantly second harmonic) are present with much smaller amplitude compared to 
the amplitude of the fundamental at '(, '*, (, * . Hence these coupling devices are 
expected to stay in saturation region throughout the signal swing. 
 
The switching of the bias current by the cross-coupled devices  −  and  −
 is shown pictorially in Fig. 3.3. It should be observed that the cross-coupled 
transistor pair / − / recycles its bias current (') back into the LC core through the 
center tap of the symmetrical inductor, which will be switched by the PMOS cross 
coupled transistor pair  −  in both the cores. In addition to the tail current (') 
being switched by the complementary cross coupled transistor pair which determines the 
amplitude of the oscillation at the fundamental frequency  , additional switching of the 
coupling network’s bias current (') by the PMOS cross coupled transistor pair enhances 
the amplitude of oscillation across the LC tank. Hence the proposed coupling mechanism 
not only couples signals (0 2 ) from one LC core to the other to achieve quadrature 
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outputs, it also recycles its bias current back into the tank thereby saving power 
considerably.  
 
 
Fig. 3.3.  Current recycling mechanism. 
Ic Ic
Ia Ia Ib
IT
I1 I2
IT
I2
2Ia Ib
2Ic I1
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I2I1
2Ic
2Ia Ib
I1 I2
I1 I2
I1 I2
Ib/2 Ib /2
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2Ia+Ib
-2 Ia
-2 Ia
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V 1 V 2
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As shown in Fig. 3.3, ' , ' and '$ are the currents consumed by each of the transistor in 
the transistor pairs  −  , / − / and  − , respectively. Transistors in 
the circuit are replaced by the bias current consumed by them to have better insight for 
the current recycled by the coupling transistors. Let ' and ' be the current flowing 
through the inductors as shown in Fig. 3.3 which ultimately determine the amplitude of 
the oscillation. During the quiescent condition (when voltage swing 1 is at zero 
crossing),  
 ' = ' = '/2 (3.1) 
 '$ = ' + '/2 (3.2) 
To the first order, we can assume that the switching differential pairs  −  and 
 −  steer current from one arm to the other at zero crossing of 1. When 1 is at 
positive peak ( is high and  is low),  and  are on and  and  are off. 
Since the coupling devices (/ − /) are exposed to small swings (@2 ) it can be 
assumed that the current carried by them is relatively constant (') compared to the 
current '56(@2 ). Since '7(= 2' + ') is fixed by the current mirror and  is off, 
 now carries the additional current ' on top of '. Similarly, since  is off,  
now carries 2'$. So the currents through the inductor are given by, 
 ' = 2' + '(= 2'$) (3.3) 
 ' = −2' (3.4) 
The same argument can be applied when 1 is at negative peak ( is low and  is high) 
which turns off  and  and turns on  and . During this state the currents 
through the inductor are, 
13 
 
 ' = −2' (3.5) 
 ' = 2' + '  (3.6) 
As shown in Fig. 3.3 the currents through the inductor switch from 2' + ' to −2' at 
the rate of  , which determines the amplitude of oscillation. In the absence of coupling, 
as in the case of isolated conventional LC oscillator with complementary cross-coupled 
pairs [4], the current through the tank would have been switching from 2' to −2'. 
Hence the current consumed by the coupling network in the proposed QVCO contributes 
to the amplitude apart from coupling the two LC cores.  
 
Fig. 3.4. Comparison of amplitude between proposed and conventional QVCO. 
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Though it is not exactly true that the switching pairs completely steer current from one 
arm to the other, similar analysis has been done on other conventional designs for 
comparison [5] and such an assumption gives acceptable results. The proposed QVCO 
has approximately 100 mV of higher amplitude compared to the conventional QVCO [1] 
for same power consumption as shown in Fig. 3.4.  
 
In other conventional designs, the power consumed by the coupling network need not 
necessarily contribute to the amplitude of oscillation [1]. It is only the tail current of the 
primary LC core which predominantly determines their amplitude. In some designs, 
phase shifters were introduced between the two LC cores for better performance. 
However, these phase shifters complicate the design and increase the power 
consumption further. Apart from saving power, this additional bias current (from the 
coupling network) for the PMOS cross coupled transistor pair  −  would help to 
keep the transistor (*) sizes low while designing for equal transconductance by 
NMOS and PMOS cross coupled pairs. Equal transconductance is desired to achieve 
symmetrical swing across the LC tank which would minimize the flicker noise 
upconversion, hence preventing close-in phase noise degradation [4].  By keeping the 
PMOS sizes low, its parasitics at the output nodes are reduced as well, enabling higher 
frequency of oscillation. Hence the proposed architecture ensures that the power 
consumed by the coupling network is negligible as it circulates the bias current back into 
the oscillator. The DC bias for the QVCO is provided by a simple current mirror  
*/ as shown in the Fig. 3.2. Since the oscillations at node "# and "# are at very 
higher frequency, it is possible that they get coupled to node X (or Y) due to the 
15 
 
parasitics between gate and source of / (or /). As X (or Y) is common mode node 
they do not disturb the differential output  '( − '* (or ( − *) under the assumption 
that the inductors are perfectly matched. 
 
The proposed quadrature oscillator is completely symmetric. So there is a possibility that 
one oscillator output leads or lags the other based on the initial conditions. Simple extra 
circuitry can be added to pre-determine the quadrature phase sequence. 
 
A. Mechanism of quadrature operation 
 
In this section, we mathematically analyze the operation of the quadrature LC VCO 
using differential equations. From the circuit shown in Fig. 3.2, it is clear that the PMOS 
cross coupled transistors are employed to switch the bias current '  to provide 
additional negative 89 for compensating the tank losses. This can be modeled as 
enhancement in  of the tank and rest of the circuitry for single core is shown Fig. 3.5.  
 
The tail current which is being switched by the NMOS cross-coupled differential pair is 
composed of the bias current '  and the injection current '56  at 2 from the other LC 
core. 
 ' = ' + '56cos (20 + =56) (3.7) 
where '56 ≪ ' . 
 
An assumption has been made on the operation of the differential pair that it completely 
steers  the  tail  current  from  one  arm  to  the  other during the zero crossings of ?(0), 
16 
 
 
Fig. 3.5.  Modeling of QVCO for mathematical analysis. 
 
which is given by, 
 ?(0) = 	((0) − 	*(0) (3.8) 
Therefore, the differential current into the tank is represented as, 
 '? = sgn(?)' (3.9) 
Using Kirchhoff’s current law at nodes '( and '* and simplifying the equation yields the 
following result. 
  &?&0 + 1 &?&0 + ?- = &&0 [sgn(?)'] (3.10) 
In steady state, since the potential across the tank is of sinusoidal nature, we can assume 
the solution for the differential equation to be of the form, 
 ? =  cos(0 + =?) (3.11) 
 
  V O
+
  V O
-
  V C
  RLC
  V O U T
17 
 
Expanding sgn(?) in Fourier series, and considering the first two non-zero 
coefficients in the expansion (for simplification),  
 sgn(?) = 4E cos(0 + =?) − 43E cos+3(0 + =?). (3.12) 
Using (3.12) in (3.10), when ω = 1 ,LC    we get two solutions (see Appendix I), 
Case I: =? = =56/2 
  = 4E '  J1 + 3 K (3.13) 
Case II: =? = =56 2 + E 2  
  = 4E '  J1 − 3 K (3.14) 
where  is the coupling factor defined as '56 '  .  
 
Intuitively, it can be concluded that among these two possible solutions the one with 
larger amplitude will exist [6]. When oscillations begin to grow up during initial cycles 
of oscillation, due to the non-linear amplitude control mechanism which is inherent LC 
oscillators with cross-coupled transistors, the mode with larger amplitude (3.13) will 
continue to grow while damping the mode with the smaller amplitude. 
 
However, it must be observed that the oscillation frequency is  = 1/,-  only when 
the electrostatic energy in the capacitor and the electromagnetic energy in the inductor 
are equal. In the presence of harmonics it is not true, as the current corresponding to 
these harmonics would flow chiefly into the capacitor increasing the electrostatic energy 
compared to that of the inductor. In order to the keep the energy in both arms equal, the 
18 
 
fundamental frequency must reduce itself with respect to  = 1,-, so that the current 
through inductor increases in order to allow its electromagnetic energy to increase 
correspondingly [7]. 
 
The stable mode of operation bears the following phase relationship, 
 =? = =56/2 (3.15) 
where =56 is the phase difference between the common mode signals at "# and "#. 
=? is the phase difference between the output waveforms 	 and 
. 
 
 
Fig. 3.6.  Quadrature catch up of proposed QVCO. 
 
Therefore, if =56 is forced to 180°, =? will be 90° hence 	 and 
 will bear 
quadrature phase relationship. This is accomplished by the cross-coupled PMOS 
/ − / which pulls the 2  signals at "# and "# to be out of phase with each other 
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thereby achieving =56 = 180°. The quadrature catch up during initial cycles of 
oscillation is shown in Fig. 3.6. 
 
B. Quadrature inaccuracy due to mismatches 
 
Mismatches between the two oscillator cores cause quadrature and amplitude error 
between the oscillator outputs. Amplitude mismatch is usually suppressed by the buffers 
following the oscillator cores, but the phase error propagates to the output completely 
thereby gathering more attention. 
 
Mismatch between the oscillator cores is primarily because of the mismatch between the 
two LC tanks. This leads to different resonant frequencies in the LC tanks (say   in 
oscillator I and   in oscillator II). When oscillations start-up, the two tanks initially 
oscillate at their respective resonant frequencies and their common source nodes ("# 
and "#) oscillate at the second harmonic of their respective tank resonant frequencies. 
Due to the coupling between "# and "# by / − /, oscillator II oscillating at   
would inject current '56 at 2  into the common source node of oscillator I. This 
would beat with   and produce sinusoid at (2  −  ) which is greater than  . 
This would cause the oscillator I to increase its frequency of oscillation. Similar 
phenomenon occurs in oscillator II, where the signal injection from oscillator I into the 
tail node of oscillator II would cause it to decrease the frequency of oscillation. This 
beating takes place repeatedly until both the oscillators settle at a common oscillation 
frequency  $ ≠   ≠  . Since this frequency of oscillation (at steady state) is away 
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from the natural frequency of the tank there will be some phase delay between the 
current injected into the tank and the corresponding voltage across the tank which would 
result in some quadrature inaccuracy between the outputs of the two oscillators. Apart 
from this, there will be slight degradation in phase noise as the oscillation frequency is 
not the natural frequency of the tanks.  
 
Using Kirchhoff’s current law at nodes '( and '* and simplifying the equation yields the 
following result. 
  &?&0 = sgn(?)' + 'O? − ?  (3.16) 
We know, 
 =? = =562 + =  (3.17) 
 ? = cos (0 + =?) (3.18) 
where = is unknown phase error with respect to =? due to mismatches. 
Using (3.17) and (3.18) in (3.16) and assuming =56 = 0 (for simplicity), 
 −? sin(ωt + θS) + 1Lω ? sin(ωt + θS) = sgn(VUVW)IW − ?R  (3.19) 
Using (3.7) and (3.12) and neglecting the higher order harmonics, 
 sgn(?)' = 4E ' cos(0 + =) + 2E '56 cos(0 − =)
− 23E '56 cos(0 + 3=) 
(3.20) 
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Due to the mismatches, the frequency error from   is defined as, 
 Δ =  −   (3.21) 
Approximating the left side expression of (3.19),  
 [−\? + 1- ?] sin(ωt + θS) ≌ (−2?Δ) sin(ωt + θS)  (3.22) 
Assuming that the phase error = is very small, we have sin(=) ≌ = and cos (=) ≌ 1. 
Balancing the harmonics in (3.19) leads to, 
 −2?Δ + [4E ' −  − 4E '56] = = 0 (3.23) 
 4E ' −  + 43E '56 = 0 (3.24) 
Solving for  from (3.24), 
  = 4E '  J1 + 3 K (3.25) 
which is same as (3.13), hence  remains constant even if the tank are mismatched. 
Solving for = from (3.23) reveals that, 
 = = _−2'56 163Ea Δ (3.26) 
Assuming the tank mismatches have affected the output phase of both the oscillator 
cores, the voltages across the tanks can be represented as, 
 	 =  cos(0 + =?) (3.27) 
 
 = cos (0 + =?) (3.28) 
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From (3.17), 
 =? = =562 + = (3.29) 
 =? = =562 + = (3.30) 
Assuming =56 = 0° and =56 = 180°, the quadrature error is obtained as, 
 = = 90° − (=? − =?) (3.31) 
 = = = − = (3.32) 
where = = b−2 '56 c/de f ( −  )  and = = b−2 '56 c/de f ( −  ). 
Substituting for = and = in (3.32) we have, 
 = = _ 2'56 163Ea (ω  − ω ) (3.33) 
Substituting for  from (3.26), we get the quadrature inaccuracy to be, 
 = = 32  b 1 + 13f (  −  )  (3.34) 
Though high Q resonant circuits result in good phase noise performance, such high Q’s 
will result in more phase variation versus frequency (shown in Fig. 3.7), which 
contributes heavily to quadrature inaccuracy in the case of mismatches as seen in (3.34). 
From (3.34), it can also be observed that having higher coupling factor ( = '56 '  ), 
minimizes quadrature error to some extent. The amount of mismatch between the two 
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oscillator cores is captured in (  − ?) term. Similar mismatch analysis has been 
done in [8] for quadrature VCOs. 
 
 
Fig. 3.7.  Impedance plot of parallel RLC. 
 
The empirical formulae for the design of integrated spiral inductors [9] suggest that the 
overall inductance is generally insensitive to the width and thickness of the metal stripes 
to such an extent that the total size of the inductor remains the same. To model the tank 
mismatch, 0.1% mismatch has been introduced between the MIMCAP (Metal-Insulator-
Metal Capacitor) structures in the proposed QVCO and the quadrature phase error has 
been obtained by simulation. Fig. 3.8 shows the simulated and theoretical quadrature 
phase error due to mismatch between the two LC tanks. 
ωվ
ω
|z |
z
0ω
φ∆
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Fig. 3.8.  Quadrature phase error vs coupling factor for 0.1% tank mismatch. 
 
Similarly, the quadrature phase error was observed across varying levels of tank 
mismatches for a given coupling factor . For  = 0.148, tank mismatch was varied 
from 0.1% to 0.5% and the simulated quadrature phase error was compared against the 
theoretical quadrature phase error as shown in Fig. 3.9. 
 
 
Fig. 3.9.  Quadrature phase error vs tank mismatch for coupling factor,  = 0.148. 
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To analyze phase error contribution from the coupling devices / − /, Monte Carlo 
simulation was ran to study mismatch effects of coupling devices on the quadrature 
phase. Random variations in Gaussian distribution of the process parameters including 
threshold voltage (7i ), device sizes (- and j) and oxide thickness (klm) are included 
in the model to account for mismatch performance. 
 
Based on the size of the coupling devices the standard deviation of the process 
parameters are shown in Table 3.1. 
 
Table 3.1.  Sigma value for mismatch parameters. 
 
Mismatch Parameter Standard Deviation 
σVTH0 (mV) 1.274 
σXL/L (%) 0.118 
σXW/W (%) 0.100 
σTOX (%) 0.025 
 
 
 
Fig 3.10 shows the output phase relationship of the proposed QVCO in the presence of 
coupling device mismatch alone, while other components are perfectly matched. Since 
the tanks are perfectly matched,   =   in (3.34), which would theoretically result in 
zero quadrature phase error. However, the mismatch between the coupling devices 
would add different parasitics to the two LC cores and would inject different super-
harmonic current into each core which would cause non-zero quadrature phase error. 
From Fig 3.10, it can be observed that the standard deviation from the mean value of the 
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output phase is very low and the mismatch between the coupling devices does not cause 
any severe degradation in the performance. 
 
Fig 3.10.  Impact of coupling device mismatch on quadrature accuracy. 
 
Similar Monte Carlo simulation was performed to observe the effect of MIMCAP 
mismatch on the quadrature phase error. Mismatch model for MIMCAP alone was inclu- 
 
 
Fig 3.11.  Impact of tank mismatch on quadrature accuracy. 
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ded in the simulation, while other components were kept matched. For mean value of 
1.02 pF, the standard deviation of the MIMCAP was observed to be 51.8 fF and this had 
adverse effect on the quadrature output phase as shown in Fig. 3.11. The standard 
deviation of the quadrature phase error caused by MIMCAP mismatch alone is 4.32° and 
that due to coupling device mismatch alone is 0.012°, from which it is clear that 
mismatch between the MIMCAPs have detrimental effect on the performance of the 
QVCO and the mismatch effect of the coupling devices is negligible. To validate this 
further, Monte Carlo simulation was performed with mismatch models for both the 
MIMCAPs and the coupling devices included in the simulation. The resulting quadrature 
phase error has been captured in Fig. 3.12 which shows the standard deviation of the 
output phase error to be 4.33°, almost same as the one due to MIMCAP mismatch alone. 
 
 
Fig 3.12.  Impact of tank mismatch and coupling device mismatch on quadrature 
accuracy. 
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Hence, the mathematical analysis which assumes the mismatch between coupling 
transistors to be negligible and takes into account only the mismatch between the LC 
tanks in the two cores seems to be more valid assumption. 
 
Apart from random mismatch analysis, deterministic mismatches were added to the 
coupling devices (/ − /) to analyze their phase error contribution. As shown in 
Fig. 3.13, we see that, their contribution to the quadrature phase error is very less even 
for large amount of mismatch whereas the quadrature phase error is highly sensitive to 
mismatch between tanks, even if the mismatch is as low as 0.1% (see Fig. 3.8). 
 
Fig. 3.13.  Quadrature phase error vs coupling device mismatch (in %). 
 
C. Phase noise analysis 
 
During steady state operation the cross-coupled transistors  −  and  −  
are exposed to large signal swings at the nodes '( and '* (see Fig. 3.2) which switch 
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them on and off periodically at the rate of  . When the node '( is high (and '* is low) 
 will be switched off,  will be switched on in the triode region and vice versa 
when '( is low (and '* is high). The cross-coupled pair  −  can be sized to keep 
their n1# small enough to consider the nodes '( and '* shorted to "# through  and 
, respectively, when they operate in deep triode region. This makes the frequency of 
oscillation at the tail node "# to be 2  as shown in Fig. 3.14. 
 
When one of the transistors in the cross-coupled pair  −  is switched off while 
the other is operating in triode region, noise cannot flow into the tank as the transistor 
which is on is assumed to be cascoded by the current source  (assuming the 
parasitics at the tail node to be small). So, when the transistor is in deep triode region 
most of the noise current circulates within the transistor [10]. 
 
When '( and '* are equal (or during zero crossings of ?), all the transistors are 
assumed to be operating in saturation region. This is when all the switching transistors 
inject noise into the tank, contributing heavily to the phase noise. As explained in [11], 
the LC oscillator is highly sensitive to the noise fluctuation at this instant of oscillation 
which results in permanent phase shift of the output signal.  
 
Around the zero crossing point, the tail node "# (see Fig. 3.2) moves closer to the zero 
crossing voltage and this results in reduction of "o# of the cross coupled pair  −  
and their 81#. As a consequence of this, thermal noise generated by the transistors are 
reduced. 
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Fig. 3.14.  Waveforms at tail node. 
 
Compared to other conventional quadrature VCOs, the proposed QVCO is expected to 
achieve higher amplitude of oscillation for the same power consumption. The amplitude 
of oscillation for the conventional QVCO [1] and the proposed QVCO for the same 
power consumption is shown in Fig 3.4. This would result in better phase noise as it is 
referred to the power of the fundamental. According to the impulse sensitivity function 
(ISF) theory developed by Lee and Hajimiri [12], the phase noise +ℒ(Δ). of LC 
oscillator due to white noise sources is given by, 
 ℒ(Δ) = 10 log r s%2tu vvvvv wn,% 22xy2 t2z (3.35) 
where s tu  is the power spectral density (PSD) of the white noise current s, w{9#,   is 
the root mean square value of the effective ISF associated to s, x9| is the maximum 
charge swing across the tank capacitance which depends on the amplitude of the 
oscillation and Δ is the offset angular frequency from the ?. 
v s1
I
+
I
-
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From the phase noise expression in (3.35), it is clear that higher the amplitude of 
oscillation, better will be the phase noise at the same offset frequency. Hence the 
proposed architecture ensures better phase noise for the same power consumption 
compared to the conventional QVCO [1] as shown in Fig 3.15. When the amplitude of 
oscillation is more, the slope with which the waveform crosses the zero-crossing point 
will be high. As the slope is higher, the duration for which all the transistors remain in 
saturation around the zero-crossing point is shorter. This reduces the total noise energy 
being injected into the tank thereby reducing the phase noise of the QVCO. 
 
The proposed QVCO enjoys similar advantage as other Superharmonic QVCOs. Indirect 
coupling of super harmonic signals in the common mode "# and "# ensures that the 
phase noise is not degraded, as tank circuit is not affected directly and it enables the 
circuit to oscillate at   as against direct coupling QVCOs which pulls the LC core to 
oscillate a little away from   to achieve quadrature outputs. The noise contribution by 
the coupling device is similar to the behavior of the tail current noise. However, the 
coupling device being PMOS has lesser flicker noise for up-conversion by the cross-
coupled pair  − , preventing phase noise degradation to some extent. This up-
converted flicker noise enters the tank as AM noise and will not appear as phase noise 
unless the varactor has high gain to convert this AM to FM. At lower offset frequency, 
the flicker noise of the active devices contributes heavily to the phase noise of QVCO. 
The conventional QVCO [1] employs two pairs of NMOS coupling devices which 
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degrade the close-in phase as shown in Fig. 3.15. At higher offset frequency, the 
dominance of flicker noise disappears gradually and thermal noise begins to dominate. 
 
 
Fig. 3.15.  Phase noise comparison. 
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CHAPTER IV 
DESIGN OF QUADRATURE VOLTAGE CONTROLLED OSCILLATOR 
 
The tank circuit shown in Fig. 4.1 is used in each of the oscillator cores to generate 
quadrature signals. It employs differentially driven symmetric center-tapped (CT) 
inductor - and fixed capacitor }5|1 which determines the center frequency of the osci- 
 
 
Fig. 4.1.  Tank circuit. 
 
-llator. ~{ is the capacitance of the varactor which is tuned by the tuning voltage  
and $ is the coupling capacitance. The fixed capacitor }5|1 is made of metal-
insulator-metal (MIM) capacitors to preserve linearity in the output waveform. 
  
C var C var
L/2 L/2
C fixed C fixed
V tune
V bias
R b R b
CT
C c C c
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A. MOS varactor 
 
Accumulation mode MOS varactors [13] are used for ~{. MOS varactor is realized in 
n-well, with n
+
 source and drain regions as shown in Fig. 4.2. This is done to prevent the 
injection of holes to inhibit the formation of inversion regions. Placing n
+
 contacts in the 
place of source and drain regions minimize the parasitic n-well resistance.  
 
 
Fig. 4.2.  Accumulation-mode MOS varactor. 
 
Since MOS varactors possess high 9|/95 ratio, they are used to tune the frequency 
of the QVCO. Multi-fingered and folded layout is used to minimize the gate resistance to 
obtain high quality factor () so that the overall  of the tank is dominated by the 
inductor whose quality factor is lesser than the MOS varactors. Simulation of varactor  
vs  (see Fig. 4.3) shows high quality factor for the MOS varactor. Overall  of the 
tank is given by, 
 1 = 1O + 1 (4.1) 
where O is quality factor of the inductor and  is the quality factor of the capacitor. 
n
+ n
+
N-Well
p-sub
T 1
T 2
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The oscillator has a very large swing across the inductor and connecting the varactor 
directly to the inductor terminals would cause the effective tuning voltage to vary 
periodically at the oscillation frequency. To the first order, it can be approximated that 
the effective capacitance of the varactor is the time-average capacitance over each 
oscillation period. 
 
 
Fig. 4.3.  Varactor  vs . 
 
Detailed analysis in [14] reveals that the effective capacitance not only depends on the 
average capacitance but also on the second-order Fourier coefficient of the non-linear 
varactor exposed to the oscillation. In addition to this, the effective capacitance of the 
varactor not only depends on the tuning voltage, but also on the amplitude of the 
36 
 
oscillation. To minimize the sensitivity of the varactor to the oscillation amplitude and to 
linearize the  −   curve of the varactor, a fixed capacitor can be connected in series 
with the varactor (as shown in Fig. 4.1) at the expense of tuning range. External bias 
5# is given to the varactor through . 
 
B. Center-tapped inductor 
 
Fully symmetric differentially driven center-tapped spiral inductors (as shown in Fig. 
4.4) are used in the design of QVCO. Due to differential excitation, voltages on adjacent 
strips are out of phase, but current flow is in same phase which enhances the mutual 
coupling and provides more inductance per unit area [11]. 
 
 
Fig. 4.4.  Symmetric center-tapped inductor. 
Center Tap
T1 T2
i1 i2
Axis of symmetry
L/2 L /2
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In differential excitation, the substrate parasitics present a higher equivalent shunt 
impedance compared to single-ended excitation as the substrate parasitics at both the 
nodes k and k are taken into account. This enhances  of the inductor (when driven 
differentially) and the self-resonant frequency as the effective parasitic capacitance 
across the inductor is now reduced. 
 
A three turn octagon shaped center-tapped inductor measuring 3.59 nH made using 
metal 6 (for minimum resistive loss), which is 300 μm wide, is used in each of the LC 
core. The simulated inductance and quality factor of the inductor is shown in Fig. 4.5. 
 
 
Fig. 4.5.   and inductance vs frequency. 
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C. Cross-coupled transistors 
 
As shown in Fig. 3.2, PMOS and NMOS cross-coupled differential pairs are used to 
compensate for the losses from the inductor. Usage of both PMOS and NMOS provides 
more negative 89 for a given current, though there will be limitation on the maximum 
amplitude of oscillation compared to the NMOS-only or PMOS-only LC VCO 
architectures. As the complementary architecture enables us to achieve symmetrical rise 
time and fall time for the generated signal, the ISF for such oscillators can be more 
symmetrical which keeps their DC component (DC coefficient in Fourier series 
expansion) to near zero. Designing oscillator with such symmetry (for ISF) minimizes 
the flicker noise upconversion from the tail node to around the carrier frequency. 
 
 
Fig. 4.6.  Modeling of tank losses. 
 
The tank losses which are predominantly due to series resistance # of inductor have 
been represented as a resistance O in parallel with the lossless tank LC in Fig. 4.6. 
Generally quality factor of the varactor ($) is higher than that of the inductor (O). 
 
 R L C L-R P
Lossless LC
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From (4.1), 
  ≈ O (4.2) 
and we have, 
 O = (1 + ) ≈ #. (4.3) 
In this design, we have - = 3.59 nH and  = 11.8 which translates to O = 638.48 Ω. 
As a rule of thumb, to overcome the loss due to O we need, 
 1 > 2 1O (4.4) 
The inductance value was chosen based on the design strategy given in [15]. Smaller 
inductance results in better phase noise, but it cannot be indefinitely small as it will 
violate the minimum required oscillation amplitude or even the start up condition. The 
optimum choice of inductance would be the one that places the oscillator at the verge of 
inductance limited regime (also called as current limited regime) and voltage limited 
regime. For a given bias current, phase noise would increase with inductance -, resulting 
in wastage of area. Similarly for a given bias current, placing the oscillator in voltage 
limited regime would result in increase in phase noise corresponding to wastage of 
power. The appropriate choice would be to choose a minimum inductance that would 
satisfy the minimum desired voltage swing for a given current. In this design, we have 
chosen the bias current to be 1.5 mA for each LC core. 
 
From (4.4), we infer that the negative transconductance provided by the cross coupled 
devices must be greater than 3 mS. This is achieved by using NMOS and PMOS cross-
coupled pairs as already mentioned. The size of PMOS and NMOS switching devices is 
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decided by taking into account the additional bias current provided by the coupling 
devices / − / for PMOS, which should satisfy the relation (4.4) and also assure the 
symmetric ISF for the oscillator. The transconductance of / − / must be such that 
the loop gain from drain of , /, /, / and back to the drain of  must be 
less than one. If it exceeds one, then oscillations at "# and "# would result in AM 
modulated output waveform [16]. The transistors are designed taking this loop gain into 
account. Minimum length devices are chosen to keep the parasitics low, and the 
switching transistors are appropriately fingered to minimize the noise due to gate 
resistance. The aspect ratio for the devices in Fig 3.2 are summarized in Table 4.1. 
 
Table 4.1.  Device aspect ratio of Fig. 3.2.  
 
Transistors Aspect Ratio 
 −  4  2.25 μm/0.18  µm 
 −  8  3.50 μm/0.18 μm 
/ − / 10  2.9 μm/0.18 μm 
 − / 12  6.0 μm/0.5 μm 
 
 
 
The simulated tuning curve of the proposed QVCO is shown in Fig. 4.7. Buffers are 
designed in common source configuration to tap the signals out of the LC tanks. For 
testing purposes, the buffers are designed to drive 50 Ω load (cable impedance), hence 
huge amount of current has been burnt to keep the gain close to unity.  
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Fig. 4.7.  Tuning curve of the proposed QVCO. 
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CHAPTER V 
POST LAYOUT SIMULATION RESULTS 
 
Careful layout techniques enhance the performance of the QVCO during post layout 
simulations. The layout of the QVCO has been made as symmetric as possible to cancel 
out the even harmonic oscillations at the output nodes. The ASSURA extractor captures 
the parasitic resistors and capacitors to the substrate that ensures precise post layout 
simulation results close to reality. 
 
The inductors are placed far away from each other to minimize the mutual coupling 
between them, which would otherwise result in phase error. However, this is done at the 
cost of increased losses and parasitic capacitances [17]. The technology offers us a 
choice of 6 metal layers. Top thick metal layer offers low resistivity and it has been used 
to interconnect the oscillator core and inductor in each VCOs to prevent degradation of 
tank quality factor. 
 
RF transistors that are equipped with guard ring and shield to prevent coupling between 
one another is used in the layout. The complete layout of the proposed QVCO is shown 
in Fig. 5.1. 
 
The total layout area of the QVCO including the pads is 1.41 mm  
(1474 μm  959 μm). 
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Fig. 5.1.  Layout of the proposed QVCO. 
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The tuning curve of the QVCO from post layout simulation is shown in Fig 5.2 and the 
sensitivity of the QVCO has been observed to be 240 MHz/V.  
 
 
Fig. 5.2.  Tuning characteristic of the proposed QVCO. 
 
The phase noise (at 1 MHz offset) of the QVCO from post layout simulation is shown in 
Fig. 5.3. 
 
Fig. 5.3.  Phase noise of QVCO. 
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Table 5.1 summarizes the simulation results of the proposed QVCO in typical corner. 
 
Table 5.1.  Performance summary. 
 
Parameter Value Units 
Tuning Range 2.61-2.85 GHz 
Worst Case Phase Noise (@1MHz) -120.4 dBc/Hz 
Sensitivity () 240 MHz/V 
Power Supply 1.8 V 
Current Consumption 3.0 mA 
Area 1.41 mm 
 
 
 
The figure of merit (FOM) for the oscillator is defined as, 
 = 10 log _[u u9]
 [ 1ℒ(f)]a  dBc/Hz 
where u? is the oscillation frequency, u9 is the offset frequency, ℒ(u9) is phase noise at 
offset u9 and  is power dissipation in mW. The FOM for the proposed oscillator is 
found to be 181.7. Performance of the proposed VCO across process corners is 
summarized in Table 5.2. H and L represent fast and slow corners of MIMCAPs, induct- 
 
Table 5.2.  Phase noise (at 1 MHz offset) across corners. 
 
 Phase Noise at 1 MHz (dBc/Hz) 
Tuning 
Voltage 
0.4 V 0.6 V 0.8 V 1.0 V 1.2 V 1.4 V 
FFH -122.141 -121.583 -119.694 -118.935 -119.238 -119.417 
SSL -118.343 -119.322 -119.471 -120.258 -121.954 -123.325 
FSH -123.867 -122.169 -120.197 -119.566 -120.308 -121.564 
SFH -122.977 -121.405 -119.785 -119.706 -120.914 -122.081 
FFL -123.192 -121.910 -120.491 -120.074 -121.074 -121.820 
SSH -122.374 -121.135 -119.712 -119.804 -121.154 -122.307 
FSL -122.589 -121.617 -120.461 -120.540 -121.683 -122.743 
SFL -119.907 -119.398 -118.800 -119.228 -120.345 -120.900 
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-ors and MOS varactors. The tuning range of the QVCO across corners is summarized in 
Table 5.3. H and L represent fast and slow corners of MIMCAPs and inductors. 
 
Table 5.3.  Tuning range across corners. 
 
Corner Oscillating 
Frequency (GHz) 
Tuning range 
(MHz) 
TTT 2.61-2.85 240 
FFH 2.83-3.08 250 
SSL 2.42-2.65 230 
FSH 2.83-3.08 250 
SFH 2.83-3.08 250 
FFL 2.45-2.68 230 
SSH 2.80-3.05 250 
FSL 2.42-2.65 230 
SFL 2.42-2.65 230 
 
 
 
.  
Fig. 5.4.  Monte Carlo simulation result for  = 0.4 V. 
47 
 
Monte Carlo simulations were performed to predict the variation in the oscillation 
frequency across corners. Parameters defining MOS transistors and MIMCAPs were 
varied in Gaussian distribution manner in Monte Carlo simulations. Fig. 5.4 and Fig. 5.5 
show the Monte Carlo results for the lowest and the highest oscillation frequency. 
 
 
Fig. 5.5.  Monte Carlo simulation result for   = 1.4 V. 
 
From Fig 5.4 we observe that the lowest oscillation frequency for    = 400 mV 
across corners is 2.45 GHz. Similar observation from Fig. 5.5 reveals that the highest 
frequency for  = 1.4 V across corners is 2.98 GHz. Comparing this with the results 
tabulated in Table 5.2 we can conclude that the most sensitive device causing the 
variation in the oscillation frequency across corners is the MIMCAPs. Since inductors 
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are generally huge in size, oscillation frequency is insensitive to variations in them 
across corners as it is evident from Monte Carlo results which take into account only 
MIMCAPs and MOS transistors. When oscillators are used in RF system such variations 
in the oscillation frequency must be taken into account during the design. 
 
The performance of the proposed QVCO has been compared with other reported works 
in Table 5.4. It can be observed that the current recycling mechanism has enabled lower 
power consumption compared to others, while retaining better phase noise. 
 
Table 5.4.  Performance comparison. 
 
Refere
-nce 
Process  
(GHz) 
Frequency 
Range 
(GHz) 
Q Phase Noise 
(dBc/Hz) 
Power 
(mW 
 
(V) 
FOM 
[5] 0.35 μm 1.82 1.67-1.97 6 -140@3M 50 2 178 
[18] 0.18 μm 2.00 1.90-2.10 NA -119@1M 11 1.1 175 
[19] 0.25 μm 1.57 1.36-1.69 20 -133.5@600K 30 2 181 
[20] 0.18 μm 1.10 1.04-1.39 NA -120@1M 5.4 1.8 174 
[21] 0.13 μm 2.18 0.75-2.20 NA -120@1M 28.8 1.2 172 
This 
Work 
0.18 μm 2.70 2.61-2.85 12 -120@1M 5.4 1.8 182 
 
 
. 
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CHAPTER VI 
CONCLUSION 
 
In this thesis, a new coupling mechanism is investigated to implement a quadrature 
voltage controlled oscillator with minimum power consumption and better phase noise. 
The proposed coupling mechanism saves power by recycling its bias current back into 
the LC tank (as explained in Chapter III) such that the power consumed by the coupling 
network is negligible.  
 
It is observed that the coupled LC VCOs tend to have more than one possible modes of 
operation. So, mathematical analysis is done to analyze the stable mode of operation for 
this QVCO and other performance analysis has been done to compare the proposed 
QVCO with the conventional design. The proposed architecture provides higher 
amplitude for the same power consumption compared to other conventional designs and 
hence ensures better phase noise. 
 
The proposed QVCO is designed in TSMC 0.18 μm technology. The QVCO achieved a 
worst case phase noise of -120 dBc/Hz at 1 MHz offset and consumed only 3 mA current 
from 1.8 V supply. Compared to other conventional QVCOs the proposed QVCO 
exhibits better phase noise and power efficiency. 
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APPENDIX 
 
Assuming that the cross-coupled differential pairs completely steer current from one arm 
to the other at the zero crossings of the output waveform, the differential equation 
obtained from Kirchhoff’s law applied at the nodes '( and '* (of Fig. 3.2) is given by, 
  &?&0 + 1 &?&0 + ?- = &&0 [sgn+?(0).'(0)] (A.1) 
where the tail current ' is given by the summation of the bias current (' ) and the 
current injected at 2 ('56) from one LC core to the other by the coupling devices 
acting on "# and "# (see Fig. 3.2). 
 
The quadrature LC oscillator under injection at node '( (of Fig. 3.2) is modeled as 
shown in Fig. A.1. Similar modeling can be done at node '* as well. Here ?(0) =
?	 (0) − ?	* (0). 
 
 
Fig. A.1.  Modeling of LC oscillator under injection. 
 
 '(0) = '? + '56cos (20 + =56) (A.2) 
R C L Ib0+I in j
V
ou
tI+
(t
)
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 &&0 [sgn(?(0))'] = ' &&0 +sgn(?(0)). + sgn(?(0)) &&0 (') (A.3) 
 &&0 ¡sgn+?(0).'¢ = 
' £ &&? +sgn(?(0)). &?&0 ¤ + sgn(?(0)) &&0 (') 
(A.4) 
Assuming the solution for ?(0) to be of the form, 
 ?(0) =  cos(0 + =?)  (A.5) 
Taking the first two non zero coefficients in the Fourier series expansion of 
sgn(?(0)), 
 sgn(?(0)) = 4E cos(0 + =?) − 43E cos+3(0 + =?).  (A.6) 
Differentiating sgn+?(0). with respect to ?(0), 
 &&?(0) ¡sgn+?(0).¢ = 
&&( cos(0 + =?)) £4E cos(0 + =?) − 43E cos+3(0 + =?).¤ 
(A.7) 
 ⇒ 1 &&(cos(0 + =?)) [4E cos(0 + =?)
− 163E cos/(0 + =?) + 4E cos(0 + =?)]  
(A.8) 
 ⇒ 1 [8E − 16E cos(0 + =?)] (A.9) 
 &&?(0) ¡sgn+?(0).¢ = − 1 8E cos+2(0 + =?). (A.10) 
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From (A.2) and (A.10), 
 '(0) &&?(0) ¡sgn+?(0).¢ = 
¡' + '56 cos+20 + =56.¢ £− 1 8E cos+2(0 + =?).¤  
(A.11) 
 '(0) &&0 ¡sgn+?(0).¢ = 
'(0) &&?(0) ¡sgn+?(0).¢[− sin(0 + =?)] 
(A.12) 
 ⇒ ¡' + '56 cos+20 + =56.¢ £8E cos+2(0 + =?).¤ [ sin(0 + =?)] (A.13) 
Expanding (A.13), we have 
 '(0) &&0 ¡sgn+?(0).¢ = 
'(0) £4E in+3(0 + =?). − 4E sin(0 + =?)¤ 
(A.14) 
Substituting for '(0) and expanding (A.14) we get, 
 '(0) &&0 ¡sgn+?(0).¢ = 4E ' sin+3(0 + =?). − 
4E ' sin(ωt + θUVW) + 4π '56ω sin+3(ωt + θ). cos+2ωt + θ§¨©.
− 4π '56ωsin(ωt + θUVW)cos+2ωt + θ§¨©. 
 
(A.15) 
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 ⇒ 4E bsin+3(0 + =?). − sin(0 + =?)f ' 
+ 2E '56sin+50 + 3=? + =56. 
+ 2E '56sin+ + 3=? − =56. − 2E '56sin+30 + =? + =56.
+ 2E '56sin+0 + =56 − =?. 
(A.16) 
Using (A.6), 
 sgn+?(0). &&0 '(0) = 
£4E cos(0 + =?) − 43E cos+3(0 + =?).¤ &&0 '(0)  
(A.17) 
 ⇒ £4E cos(0 + =?) − 43E cos+3(0 + =?).¤ ¡−2'56sin+20 + =56.¢  (A.18) 
 ⇒ − 4E '56sin+30 + =? + =56. − 4E '56sin+0 + =56 − =?. 
+ 43E '56sin+50 + 3=? + =56. − 43E '56sin+0 + 3=? − =56. 
(A.19) 
 Using (A.16) and (A.19) in (A.3), 
 &&0 [sgn(?(0))'] = 4E ' sin+3(0 + =?). − 4E ' sin(0 + =?) 
+ 103E '56sin+50 + 3=? + =56. + 23E '56sin(0 + 3=? − =56) 
− 6E '56sin+30 + =? + =56. − 2E '56sin(0 + =56 − =?) 
(A.20) 
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Using ? = cos (0 + =?), 
  &?&0 + 1 &?&0 + ?- = 
− cos(0 + =?) −  sin(0 + =?) + 1- cos(0 + =?) 
(A.21) 
After the steady state is achieved, it can be assumed that the oscillating frequency is 
decided by the inductance - and capacitance of the tank, 
  =  = 1,- (A.22) 
Hence (A.21) can be written as, 
  &?&0 + 1 &?&0 + ?- = −   sin(0 + =?) (A.23) 
From (A.1), (A.20) and (A.23) (assuming  =  ), 
  sin( 0 + =?) = 4E ' sin( 0 + =?) − 4E ' sin(3( 0 + =?)) 
− 103E '56sin+50 + 3=? + =56. − 23E '56sin(0 + 3=? − =56) 
+ 6E '56sin+30 + =? + =56. + 2E '56sin(0 + =56 − =?) 
(A.24) 
Equating the coefficients of the first harmonic (due to harmonic balance) in (A.24), 
  cos(=?) = 4E ' cos(=?) + 2E '56 cos+=56 − =?. 
− 23E '56 cos+3=? − =56. 
(A.25) 
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Dividing (A.25) by cos(=?), 
  = 4E ' + 2E '56 cos+=56 − =?.cos(=?) − 23E '56 cos+3=? − =56.cos(=?)  (A.26) 
  sin(=?) = 4E ' sin(=?) + 2E '56 sin+=56 − =?.
− 23E '56 sin+3=? − =56. 
(A.27) 
Dividing (A.27) by sin(=?), 
  = 4E ' + 2E '56 sin+=56 − =?.sin(=?) − 23E '56 sin+3=? − =56.sin(=?)  (A.28) 
From (A.26) and (A.28), 
 2E '56 cos+=56 − =?.cos(=?) − 23E '56 cos+3=? − =56.cos(=?) = 
 2E '56 sin+=56 − =?.sin(=?) − 23E '56 sin+3=? − =56.sin(=?)  
(A.29) 
 cos+=56 − =?.cos(=?) − 13 cos+3=? − =56.cos(=?) = 
 sin+=56 − =?.sin(=?) − 13 sin+3=? − =56.sin(=?)  
(A.30) 
 tan(=?) = sin+=56 − =?. − 13 sin+3=? − =56.cos+=56 − =?. − 13 cos+3=? − =56. (A.31) 
 tan(=?) = 3 sin+=56 − =?. − sin+3=? − =56.3 cos+=56 − =?. − cos+3=? − =56. (A.32) 
 tan(=?) = 2 sin+=56 − =?. + [sin+=56 − =?. − sin+3=? − =56.]2 cos+=56 − =?. + [cos+=56 − =?. − cos+3=? − =56.] (A.33) 
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Using trigonometric identity, (A.33) can be written as, 
 tan(=?) = sin(=?)cos(=?) ⇒ sin+=56 − =?. + cos(=?) sin+=56 − 2=?.cos+=56 − =?. − sin(=?) sin+=56 − 2=?. (A.34) 
 sin(=?) ¡cos+=56 − =?. − sin(=?) sin+=56 − 2=?.¢ = 
cos(=?) ¡sin+=56 − =?. + cos(=?) sin+=56 − 2=?.¢ (A.35) 
Expanding (A.35) and simplifying, 
 2 sin(=?) cos(θUVW) cos+=56. − sin+=56. [cos(=?) − sin(=?)] 
− sin+=56. cos(2=?) + cos+=56. sin(2=?) = 0 (A.36) 
Simplifying (A.36) using trigonometric identities, 
 2 sin(2=?) cos+=56. − 2 sin+=56. cos(2=?) 
+ cos+=56. sin(2=?) = 0 (A.37) 
 sin(2=?) cos+=56. = cos+=56. sin(2=?) (A.38) 
 tan(2=?) = tan+=56. (A.39) 
From (A.39), 
 2=? = =56  («n) =56 + E (A.40) 
Therefore, 
 =? = =562  («n) =? = =562 + E2 (A.41) 
If =? = =56 2 , from (A.26) or (A.28) we have, 
  =  £4E ' + 2E '56 − 23E '56¤ =  £4E ' + 43E '56¤ (A.42) 
  = 4E '  J1 + 3 K (A.43) 
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where  is the coupling factor defined as, 
  = '56'  (A.44) 
If =? = =56 2 + E 2 , from (A.26) or (A.28) we have, 
  =  £4E ' − 2E '56 + 23E '56¤ =  £4E ' − 43E '56¤ (A.45) 
  = 4E '  J1 − 3 K (A.46) 
 
Among the two solutions (A.43) and (A.46), the mode with higher amplitude will sustain 
after the oscillations startup. As amplitude settling mechanism is nonlinear, the mode 
with higher amplitude will grow and settle to a steady state value while damping out the 
mode with smaller amplitude. 
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